← Questions
Signals crossing power and clock domains in an SoC
0
I was asked this
No reports yet. Sign in to say where you were asked it.
In a system-on-chip with several power domains and clock domains, explain how signals safely cross between them: synchronizers for single bits, handshakes or asynchronous FIFOs for buses, isolation cells and level shifters when a domain powers down, and how you verify these crossings.
No official answer yet. Draw yours on the right; publish it and it shows under Community.
Nothing published yet. Publish your canvas and it shows here for others to open and remix.
Draw your answer hereBoxes, arrows and notes, saved for you to come back to.Sign in to start drawing
