← Questions
CPU microarchitecture and simulator design
0
I was asked this
No reports yet. Sign in to say where you were asked it.
For a CPU architect role: read and reason about assembly code; explain microarchitecture parts such as branch predictors, the MOESI coherence protocol, caches and MSHRs, VIPT caches, TLBs and page walks, and the reorder buffer; then design a CPU simulator in C++ and compare cycle-based with event-based designs.
No official answer yet. Write yours on the right and run it.
Nothing published yet.
Sign in to submit your code; every attempt is kept here.
Write and test your solution herePython in your browser, the question's tests level by level, every submission kept for you.Sign in to start coding